

Riccar / TEAL Calculator

Contents	
Section	Page
Title & Contents (this page)	1
Notes & Logic Design	2
Block Diagram	3
State Diagram & Descriptions	4
Timing Diagram	5
Timing	6
Keyboard - Numeral Encoding	7
Keyboard - Operation Flags	8
Control - Next-State Logic	9
Control - State Machine & Flags	10
Sign Flags, A/S Logic & DP Flags	11
PLC & Decimal Point Counters	12
Registers	13
Arithmetic	14
Display	15
Power Supply	16
IC & Module Pinouts	17
IC Functional Equivalents & Signal Names	18
Connectors & Board Layout	19
Addendum - Repairs 1	20
Addendum - Repairs 2 - μ PD105 Substitutes	21
Addendum - Repairs 3	22

Riccar/TEAL Calculator

Section: Title
Page: 1

Rendition: 2021 Sep 10

This schematic has been derived through reverse engineering. This is not the manufacturer's schematic, nor based on the manufacturer's schematic.

Notes

- The symbol \blacksquare ^{N_{CP}} denotes a physical connector pin, where *c*=connector and *p*=pin. Solid black end is the male side of the connector. White end is the female side of the connector.
- The symbol \blacktriangle without an additional label denotes VDD (-24V).
- Capacitance in microfarads unless otherwise indicated.
- IC identifiers have been created for this drawing and may not correspond to labels on the boards.
- This drawing is based on observation of board photographs of one unit. Photographs, tracings of hidden tracks and measurements supplied by Jef Ongena of Belgium.

Log

- 2021 Feb Initial drawing, timing and display sections only / bhilpert.
- 2021 Apr-May Remaining sections added / bh.
- 2021 Jun-Aug Minor revisions / bh.

Logic Presentation


Gate symbols and signal names are presented in accordance with:
 logic 1 = GND
 logic 0 = V-24

The design uses primarily negative logic in the control portion and positive logic for data and registers.

Logic Implementation

The logic is implemented with a combination of early SSI and MSI MOS integrated circuits from the JMOS family, and discrete DTL. Most gates are constructed from discrete diodes and resistors. Inverters, active gates, flip-flops and more complex logic elements are contained in the integrated circuits. The active elements are open-drain outputs, closing to GND (logic 1), requiring external pull-down resistors to -24V (logic 0).

The internal construction of discrete gates is shown in the following diagrams. A wire-OR or wire-AND construction is indicated by the input line traversing the width of the gate. The design is heavily optimised for component reduction with many gates having one input formed from the pull-up/down load resistor, rather than a diode and fixed-supply resistor.



The diodes may be individual components or contained in 4-diode TSxxx modules. Gate inputs are identified either by a pin number in the case of a diode in a module, the ID of the discrete diode forming the input, or the R value in the case of a resistor.

For gates with fixed-supply load resistors (R), to reduce clutter, the resistors are indicated in the schematic by one of the following letters (r) in a box by the output.

Symbol (r)	Resistance (R)	Symbol (r)	Resistance (R)
3	30K to VDD	a	100K to GND
5	50K to VDD	b	200K to GND
1	100K to VDD	c	10K to GND
30	300K to VDD	d	30K to GND
		e	300K to GND




Clocking Scheme

The flip-flops in the JMOS logic family are a form of Master/Slave D-type flip-flop with the clocks for the master and slave sections kept separate. This permits a system design where data capture is done in accordance with the requirements of the logic while outputs are changed synchronously by a single clock signal.

ØC = Capture Input (master section clock)
 ØT = Transition Input (slave section clock)

The state of the D input is captured when ØC is logic 0 (-24V). The Q output is set in accordance with the captured state when ØT goes to logic 0.

Riccar/TEAL Calculator





State Actions

DEFAULT:	RX=>B	S=>RX	RY=>RY	RM=>RM
POC: Power-On-Clear	0=>RM	0=>SNM	1=>OPAS,OPAM	KC
KC: Clear	0=>RX	0=>SND,SNO	0=>ERR	1=>OPAS,OPAM? 0=>FKOP
ST11: Idle loop, RX displayed.	FKOP-:S=>RY			
ST12: Prepare RY for number entry. Clear DPD Counter. Clear Zero-Blanking Counter.	RX=>RX	0=>RY	0=>SND	0=>FDP
ST13: Clear remnant digits in RX, shift PLC.(?)				1=>ST12DONE
ST14: Copy RM to RY. Clear Zero-Blanking Counter.	RM=>A	0=>B	FKOP-:S=>RY	SNM => SND
ST15: Add or Subtract to Memory Register. Clear Zero-Blanking Counter.				
ST21: Shift RX down.				
ST22: RY complemented into RX.	RY=>A	0=>B	B-A=1	SNO->SNO
ST23: Division: add back to correct overdraft.(?)	OPD:RY=>A			
ST24: Primary arithmetic state for A,S,M & D. M: loop till D15=?. D: loop till Tens Carry @ ØD0.	RY=>A	OPAS:A=>RY	enable B-A logic	PLC: 1=>FDAT
ST25: Shift RX up. OPM: shift PLC up. OPD: shift PLC up if FDP-.	TC-:9=>A[14]			
ST31: (?)	OPE:1=>FKOP	DPa=>DPD	FKOP-:DPD=>DPa	
ST32: Shift RY up till RY[12?] ≠ 0.	SND?SNO	RX shift?	DPD shift?	
ST33: Clear RM if Recall. Loop till KPN & KPR are released.	STRYLA: RX=>RX, RY=>A, S=>RY	0=>PLC[14]		
ST34: DP Alignment to Setpoint. Shift DPD up until =ØDPS. Enter KNUM into bitstream (for KPN).	FKOP-:RX=>RX	FKOP-:RY=>A	FKOP-:S=>RY	0=>RM (*KT•KPR)
ST35: Idle loop for number entry, RY displayed.	0=>RX (*OPE)			
	FKOP-:RX=>RX	FKOP-:RY=>A	FKOP-:S=>RY	(RY clock alteration)
	DPD no shift on ØD16			
	0=>R[15]	FKOPNT:RX=>RX,RY=>A,S=>RR2	0Mark=>PLC[14]	
	if no DP: DPD=0?	SNO=0?		


NOT COMPLETE

Note: In multiplication and division, the Primary Loop is 24 -> 23 -> 25. The Secondary Loop is the self-loop on 24.





OC, OT frequency = 20 KHz.
 Number cycle = $17 \cdot 4 \cdot \text{OT} = 3.4\text{mS} \rightarrow 294\text{Hz}$.




Riccar/TEAL Calculator

Section: Timing Diagram


Page: 5

Rendition: 2021 Sep 10



Master Clock




Bit Phases Ring Counter




Digit Phases Ring Counter




Riccar/TEAL Calculator




**Riccar/TEAL
Calculator**




**Riccar/TEAL
Calculator**










Riccar/TEAL Calculator




State Suppression:
 - ST13 suppresses ST25
 - ST13 suppresses ST24
 - ST23 suppresses ST24
 - ST32 suppresses ST24
 - ST32 suppresses ST34

State 12 & 33 are asserted simultaneously during KPD.


State 12 & 35 are asserted simultaneously in error state.




Riccar/TEAL Calculator
















Riccar/TEAL Calculator



Riccar/TEAL Calculator





Riccar/TEAL Calculator



2,5,7,8: GND in 3 instances of use

Rohm diode modules are distinguished by the case color and 'N' or 'P' embossed on the top.


Silver labeling on the side does not appear to be a part/type number.



Riccar/TEAL Calculator

M5812
6-Bit Ring Counter Shift Register


Outputs are active-low.
Flip-flops are gated-active-low.
AC: All Clear. These pins are used to form a ring counter with one or more of these ICs.



M5811
5-Bit State Register

States are active-low.

RQ: State request. With external clock-inhibition circuitry controlled by RQOUT, if no D inputs are requesting a state, the current state will loop. The loop exits when a D input goes low.




• These diagrams present a functional-equivalent internal structure for the ICs, as inferred from reasoning and observation of behavior.

Signal Names

Section	Signal	Description
Timing	ØC	Master clock, data capture phase.
	ØT	Master clock, transition outputs phase.
	ØB1,2,4,8	Bit periods to distinguish the 4 bits of a digit.
	ØD0::16	Digit periods to distinguish the digits of a number.
	ØEOD	Capture pulse at the end of a digit.
	ØEON	Capture pulse at the end of number cycle.
	ØDPS	A digit phase as selected by the DP switch.
Keyboard	KNUM	0::9 numeral key bit stream.
	KP...	State-synchronised latches for keypress processing.
	KPN	Process a numeral key.
	KPD	Process the decimal point key.
	KPR	Process the recall key.
	KPO	Process an operation key.
	KC, KCE	Clear keys.
Control	KT, KK	Tally & constant switches.
	STn	Primary states of the control state machine.
	NSTn	Next state for the state machine.
	STSUP	Signal to suppress duplicate states in a few instances.
	OPAS	Add/Subtract operation to be performed.
	OPMD	Multiply/divide operation to be performed.
	OPAM	Add/Multiply.
	OPSD	Subtract/Divide.
	OPM	Multiply operation.
	OPD	Divide operation.
	OPE	Equals operation.
	OPEA, OPES	Distinguish equal-add from equal-subtract operations.
	FKOP	Flag indicating a constant-operand has been entered.
ERR	Latched error or overflow state.	
Sign Flags	FDAT	Flag catching conditions within the number cycle.
	SND	Sign of the displayed operand.
	SNO, SNM	Sign of the other operand. Sign of the tally memory register.
Counters	PLC	Primary loop counter for multiply & divide.
	DPD	Displayed decimal point counter.
	DPK	Constant-operand decimal point counter.
	FDP, FDPAL	Flag indicating the DP has been set in number. Flag indicating number has been aligned to the DP switch setting.
Registers	RX	X register bitstream.
	RY	Y register bitstream.
	RM	Tally memory register bitstream.
Arithmetic	A	A input to Arithmetic Unit.
	B	B input to AU.
	B-A	Perform B-A rather than B+A.
	SUM	Output bitstream of sum from AU.
	N1,2,4,8	A digit passing through the AU, BCD bits for numeral to be displayed.
	N=0	The 4 bits of N are zero.
	NE=10	Early indication N is 10: in the next bit period N will equal 10.
	TC	Ten's carry from add/subtract on digit.

- A "~" in a signal name indicates the logical NOT operation.
- The character "*" in a signal name indicates the logical AND operation.
- The character "+" in a signal name indicates the logical OR operation.

Riccar/TEAL
Calculator




Main Board
(component side)

Note reverse count order
between NA & NB.

NAB S C

ERR~	1	1	N8
KCE~	2	2	KPN~
OPE~	3	3	KPD~
-	4	4	N4
-	5	5	-
-	6	6	V-24
ØB8~	7	7	ØEON~
ST11~	8	8	-
ØD15~	9	9	-
ØB1~	10	10	N2



Display Board
(component side)

NK S C

-	1	1	-
KA~	2	2	ØDPS~
ØD3~	3	3	GND
-	4	4	KCE~
-	5	5	-
KR~	6	6	KT~
KC~	7	7	KP~
KK	8	8	-
KCOM	9	9	KEA~
KES~	10	10	ØD4~
ØD5~	11	11	-
KS~	12	12	KM~
KD~	13	13	K2~
K6~	14	14	K9~
K5~	15	15	K4~
K8~	16	16	K7~
K3~	17	17	K0~
K1~	18	18	ØD1~

NP


6	V-24
5	V+b
4	V+a
3	GND
2	-
1	-

ND

31	ØD13~
30	NEG~
29	ØB4~
28	ØD1~
27	ØD12~
26	DISPON
25	DPD~
24	ØD16d~
23	KPO~
22	ØB8
21	ØDPS~
20	FKOP
19	KPR~
18	-
17	POC~
16	ØB2~

15	N1
14	ØT
13	ØC
12	GND
11	ØD0~
10	KNUM~
9	KC~
8	KEA~
7	OPAM~
6	OPSD~
5	KES~
4	OPMD~
3	KT~
2	OPAS~
1	KK

**Riccar/TEAL
Calculator**




ØD1~ Regeneration

Failed output at UK5.5.

Simple extension of shift register from ØD0-, clocked at end of digit by ØB8- +edge.


Zener reduces the JMOS supply voltage for the CMOS.
Output transistor provides voltage isolation between CMOS and JMOS.
Diode on inputs similarly provide voltage isolation.




UD6.6-8 Inverter Fix

Replacement for failed MOSFET. Base current for bipolar should be acceptable here.

Riccar/TEAL Calculator



μPD105 Substitute Using Two 4557s




μPD105 Substitute Using 4517

Ra: 3.3K
 Rb: 47K / 100K
 Rc: 100K :: 470K
 Rd: 100K :: 470K

In application for UF3, ØTb
 is the same as ØTa, thus
 pin 12 may serve as ØT for
 both sections a & b.

Riccar/TEAL Calculator




UG2.1,13 Presence in Original Calculator Circuit

VLOWmax+ == maximum positive level for the LOW state of signal.


Vlowmax+ can go quite high in this circuit as under some situations all three of the 200K R, effectively in parallel, can be conducting current drawn through the MO23.0 100K R.

$$VLOWmax+ \approx -24V * (200K/3) / (100+200K/3) \approx -10V$$



UG2.1,13 Fix Combined with UF3 Substitute - Scheme A


The 200K R from D128 is replaced with a diode for its logic function, while the current which would have gone through it is 'moved' to be used as the base current for the 2N3906.



UG2.1,13 Fix Combined with UF3 Substitute - Scheme B

Adaptation of the 4557 sub design to take advantage of the clock enable input on the 4557 to do the inversion and clock gating. Unfortunately, not applicable if using the 4517.

JMOS PMOS FET Characteristics Test



Riccar/TEAL Calculator